Jacquelin, Mathias; Marchal, Loris; Robert, Yves; Laboratoire de l'informatique du parallélisme
(LIP, 2008-12)
The multicore revolution is underway. Classical algorithms have to be revisited in order to take hierarchical memory layout into account. In this paper, we aim at minimizing the number of cache misses paid during the ...